

CLAIMS

What is claimed is:

1 sub
AI
1. A dual processor system, comprising:

2 (a) a first processor coupled to a system address bus and a data bus; and

3 (b) a second processor coupled to the system address bus and to the data bus, the second
4 processor comprising a control register having a control register system address,
5 an internal memory, a data register having a data register system address and
6 coupled to the internal memory, and an internal address generator coupled to the
7 control register and to the internal memory, wherein:

8 the control word is written into the control register when the first processor
9 places a control word having a burst mode bit and a starting internal
10 address on the data bus and asserts the control register system address on
11 the system address bus; and

12 the second processor enters a burst mode in which the internal address generator
13 selects consecutive memory locations of the internal memory, starting at
14 the starting internal address specified in the control word stored in the
15 control register, during subsequent data transfer cycles, when the control
16 word has a burst mode bit indicating burst mode.

17 2. The dual processor system of claim 1, wherein the system is implemented as an
18 integrated circuit.

19 3. The dual processor system of claim 1 wherein the second processor remains in the
20 burst mode only so long as the first processor asserts the data register system address on the
21 system address bus.

22 4. The dual processor system of claim 1, wherein, in a write burst mode, the first
23 processor asserts the data register system address on the system address bus and writes
24 subsequent data words on the data bus, and the internal address generator selects consecutive
25 memory locations of the internal memory, starting at the starting internal address, whereby the
subsequent data words are written into the consecutive memory locations.

26 5. The dual processor system of claim 1, wherein, in a read burst mode, the first
processor asserts the data register system address on the system address bus and reads

Sub
AI 3
4 subsequent data words on the data bus, the internal address generator selects consecutive
5 memory locations of the internal memory, starting at the starting internal address, and the data
6 register reads data words at the consecutive memory locations and places said data words on the
7 data bus, whereby the subsequent data words are read from the consecutive memory locations
by the first processor.

1 6. The dual processor system of claim 1, wherein the second processor is a co-processor.

1 7. The dual processor system of claim 1, wherein:

2 the control word is written into the control register when the first processor
3 places a control word having a burst mode bit and a starting internal
4 address on the data bus and asserts the control register system address on
5 the system address bus; and

6 the second processor enters a single data transfer mode in which the internal
7 address generator selects the starting internal address specified in the
8 control word stored in the control register, during a next data transfer
9 cycles when the control word has a burst mode bit that does not indicate
10 burst mode.

1 8. The dual processor system of claim 1, wherein the first processor and second
2 processor are intercoupled by the system address bus, the data bus, a chip select line, a read
3 signal line, and a write signal line.

1 9. The dual processor system of claim 1, wherein:

2 the internal memory comprises a plurality of memory blocks;

3 the control word comprises the burst mode bit field, a memory bank field which
4 specifies a selected memory bank of the plurality of memory banks, and an
5 internal bank address field which specifies the starting internal bank address
6 within the selected memory bank; and

7 the internal address generator determines the starting internal address from the selected
8 memory bank and the internal bank address of the control word.

1 10. An integrated circuit having a second processor for transferring data with a first
2 processor coupleable to the second processor via a system address bus and a data bus, the
3 second processor comprising a control register having a control register system address, an

Sub
A4

internal memory, a data register having a data register system address and coupled to the internal memory, and an internal address generator coupled to the control register and to the internal memory, wherein:

the control word is written into the control register when the first processor places a control word having a burst mode bit and a starting internal address on the data bus and asserts the control register system address on the system address bus; and
the second processor enters a burst mode in which the internal address generator selects consecutive memory locations of the internal memory, starting at the starting internal address specified in the control word stored in the control register, during subsequent data transfer cycles, when the control word has a burst mode bit indicating burst mode.

11. The integrated circuit of claim 10, wherein the second processor remains in the burst mode only so long as the first processor asserts the data register system address on the system address bus.

12. The integrated circuit of claim 10, wherein, in a write burst mode, the first processor asserts the data register system address on the system address bus and writes subsequent data words on the data bus, and the internal address generator selects consecutive memory locations of the internal memory, starting at the starting internal address, whereby the subsequent data words are written into the consecutive memory locations.

13. The integrated circuit of claim 10, wherein, in a read burst mode, the first processor asserts the data register system address on the system address bus and reads subsequent data words on the data bus, the internal address generator selects consecutive memory locations of the internal memory, starting at the starting internal address, and the data register reads data words at the consecutive memory locations and places said data words on the data bus, whereby the subsequent data words are read from the consecutive memory locations by the first processor.

14. The integrated circuit of claim 10, wherein the second processor is a co-processor.

Sub
AI

1 15. The integrated circuit of claim 10, wherein the first processor and second processor
2 are intercoupled by the system address bus, the data bus, a chip select line, a read signal line,
3 and a write signal line.

1 16. The integrated circuit of claim 10, wherein:
2 the internal memory comprises a plurality of memory blocks;
3 the control word comprises the burst mode bit field, a memory bank field which
4 specifies a selected memory bank of the plurality of memory banks, and an
5 internal bank address field which specifies the starting internal bank address
6 within the selected memory bank; and
7 the internal address generator determines the starting internal address from the selected
8 memory bank and the internal bank address of the control word.